โปรเซสเซอร์ Intel® Xeon® Scalable เจนเนอเรชั่นที่ 3, เอกสารข้อมูล Ice Lake-SP ชื่อรหัส, เล่มที่หนึ่ง: ไฟฟ้า

This is volume two (Vol 2) of the processor public document, which provides uncore register and core MSR information for the processor. This volume documents the Configuration Space Registers (CSRs) of each individual functional block in the uncore logic, MMIO Registers for the IIO, and core MSRs. The processor contains one or more PCI devices within each functional block. The configuration registers for these devices are mapped as devices residing on the PCI Bus assigned to the processor socket. CSRs are the basic hardware elements that configure the uncore logic to support various system topologies, memory configuration and densities, and hardware hooks required for RAS operations.